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ABSTRACT 
 
 Modern mixed-signal SoCs integrate a large number of sub-systems in a single 
nanometer CMOS chip. Each sub-system typically requires its own independent and well-
isolated power supply. However, to build these power supplies requires many large off-chip 
passive components, and thus the bill of material, the package pin count, and the printed circuit 
board area and complexity increase dramatically, leading to higher overall cost. Conventional 
(single-frequency) Single-Inductor Multiple-Output (SIMO) power converter topology can be 
employed to reduce the burden of off-chip inductors while producing a large number of outputs. 
However, this strategy requires even larger off-chip output capacitors than single-output 
converters due to time multiplexing between the multiple outputs, and thus many of them suffer 
from cross coupling issues that limit the isolation between the outputs. 
In this thesis, a Dual-Frequency SIMO (DF-SIMO) buck converter topology is proposed. 
Unlike conventional SIMO topologies, the DF-SIMO decouples the rate of power conversion at 
the input stage from the rate of power distribution at the output stage. Switching the input stage 
at low frequency (~2 MHz) simplifies its design in nanometer CMOS, especially with input 
voltages higher than 1.2 V, while switching the output stage at higher frequency enables faster 
output dynamic response, better cross-regulation, and smaller output capacitors without the 
efficiency and design complexity penalty of switching both the input and output stages at high 
frequency. Moreover, for output switching frequency higher than 100 MHz, the output capacitors 
can be small enough to be integrated on-chip. A 5-output 2-MHz/120-MHz design in 45-nm 
CMOS with 1.8-V input targeting low-power microcontrollers is presented as an application. The 
outputs vary from 0.6 to 1.6 V, with 4 outputs providing up to 15 mA and one output providing 
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up to 50 mA. The design uses single 10-ߤH off-chip inductor, 2-nF on-chip capacitor for each 
15-mA output and 4.5-nF for the 50-mA output. The peak efficiency is 73%, Dynamic Voltage 
Scaling (DVS) is 0.6 V/80 ns, and settling time is 30 ns for half-to-full load steps with no 
observable overshoot/undershoot or cross-coupling transients. The DF-SIMO topology enables 
realizing multiple efficient power supplies with faster dynamic response, better cross-regulation, 
and lower overall cost compared to conventional SIMO topologies. 
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CHAPTER 1 
 
INTRODUCTION 
 
Many low-power mixed-signal System-on-Chip (SoCs), such as microcontrollers, employ 
a single-output buck converter to create an efficient low-voltage power supply (1.2 V or less) for 
their low-power digital core (less than 50-mA load) out of a 1.8-V input supply as shown in Fig. 
1.1. However, the slow dynamic response of such converter impedes the effective use of 
Dynamic Voltage Scaling (DVS) to reduce the power consumption of the digital core [1]–[11]. 
Moreover, many other modules, such as memory, data converters, and other analog functions 
require their own power supplies. These are typically realized using fully-integrated linear 
regulators to avoid the additional off-chip passives, package pins, and Printed Circuit Board 
(PCB) area resulting from using several buck converters. This further reduces the overall 
efficiency and increases the power consumption. Conventional (single-frequency) Single-
Inductor Multiple-Output (SIMO) topologies [12]–[20] can be used to leverage the existing off-
chip inductor to implement the additional power supplies needed by the system with better 
efficiency than linear regulators. However, their time-multiplexed power distribution results in 
poor cross regulation between the multiple power supplies, and even slower output dynamic 
response and larger off-chip output capacitors than single-output topologies. 
This thesis proposes the Dual-Frequency SIMO (DF-SIMO) topology as an alternative to 
conventional SIMO topologies for implementing the multiple efficient power supplies required 
for systems similar to Fig. 1.1, while eliminating all off-chip capacitors as shown in Fig. 1.2, and 
achieving significantly faster dynamic response and better cross-regulation. This is accomplished 
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by raising the switching frequency of the output stage in the SIMO topology to beyond 100 
MHz, while retaining a low input switching frequency (~2 MHz). Using high-frequency 
comparator-based control with a single freewheeling switch at the output stage to regulate the 
output voltages, along with low-frequency Pulse Width Modulation (PWM) control at the input 
stage to regulate the freewheeling current, the proposed topology results in an output dynamic 
response, cross-regulation behavior, and output capacitors sizes that are determined by the high 
switching frequency of the output stage rather than the input stage’s low switching frequency. 
Thus, excessive switching losses that would result from switching the entire converter at high 
frequency to achieve the same performance are avoided. Moreover, low input switching 
frequency enables using thick-gate 1.8-V rated transistors in nanometer CMOS nodes as power 
Figure 1.1. A block diagram showing the typical powering scheme of low-power
microcontrollers with a single-output buck converter for the digital core and linear regulators for
all other modules. 
Low-Power Microcontroller
1.8V
Analog / Digital / Memory
L
C
Digital Core
0.6V-1.2V, 50mA
Linear RegulatorsLow-PowerBuck Converter
0.6V-1.2V
15mA
1.2V-1.6V
15mA
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switches to operate the converter from 1.8 V without compromising efficiency or transistor 
reliability, which greatly simplifies the design of the input stage. If integrating the output 
capacitors is not the goal, the DF-SIMO concept can also be used with an output switching 
frequency that is only a few times the input switching frequency to improve the dynamic and 
cross-regulation behavior and reduce the off-chip capacitors of conventional SIMO topologies. 
The thesis is organized as follows: chapter 2 introduces several conventional SIMO 
topologies and their advantages and disadvantages. Chapter 3 presents the operation principle of 
the DF-SIMO topology and its design tradeoffs. Chapter 4 presents the control loop small-signal 
analysis. Chapter 5 and 6 present the design and measurement results of a low-power dual-
frequency single-inductor 5-output buck converter in 45-nm CMOS technology. The thesis is 
concluded in chapter 7 with possible future extension. 
Figure 1.2. The powering scheme using the proposed DF-SIMO with fully-integrated outputs. 
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CHAPTER 2 
 
OVERVIEW OF CONVENTIONAL SIMO TOPOLOGIES 
 
Since a switching buck converter is commonly used to generate the power supply for the 
digital core of a mixed-signal SoC, it makes sense to leverage the existing off-chip inductor to 
implement the additional power supplies needed by the system. Thus, SIMO DC-DC converters 
shown in Fig. 2.1 offer an attractive and practical solution with less off-chip passives than 
multiple single-output DC-DC converters, and better efficiency than linear regulators. The basic 
idea behind any SIMO converter is to share the magnetic energy stored in the single off-chip 
inductor between all the output loads. In order to switch the current flowing through the inductor 
from one load to the other, a Time Multiplexing (TM) control principle is typically employed 
according to the voltage setting and current demand from each output load. Several schemes 
have been presented in the literature to control the process of cycling the inductor current into the 
output capacitors such that regulation is achieved [12]–[18]. In [12], nested pulse width 
modulation (PWM) generators are used to control the energy distribution for dual-output buck 
converters. The work in [15] presents a PLL-based 6-output buck converter with modified bang-
bang control to achieve high stability. In [17], a 5-output buck converter is regulated by 
adaptively controlling the duty cycle of the freewheeling period to solve the cross-coupling issue 
between each output. A ripple-based adaptive off-time control is presented in [18] to regulate a 
4-output buck converter which can realize faster DVS. Besides, there are some other control 
schemes used to implement SIMO boost converters [19], [20]. The following sections will 
review these schemes and discuss their advantages and disadvantages. 
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2.1 Nested PWM Control SIMO Buck Converters 
 
As mentioned before, all SIMO converters utilize time-multiplexing control principle to 
steer the inductor current to each output. Fig. 2.2 shows a typical timing diagram of the inductor 
current for a dual-output case. It should be noted that the peak inductor current could happen 
before or after the load switching. In order to regulate each output separately, extra power 
switches are needed on the output stage. Thus, two sets of switching control signals are 
necessary, one for the output power distribution switches and the other for the input power 
generation switches. The control circuits should use the output error signals to form several local 
feedback loops for the output stage and a global feedback loop for the input stage. In [12], [41], 
two nested conventional PWM loops driven by the two output voltage errors is presented as 
Figure 2.1. The powering scheme using the conventional SIMO converter for all the modules. 
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shown in Fig. 2.3. However, when the number of outputs gets larger, instability occurs in many 
regions of operation if plain nested PWM loops are used. The same group presented an improved 
scheme to solve the unstable issue by suitably combining the errors from each output before 
driving the nested PWM generators as shown in Figs. 2.4 and 2.5 [13], [42]. The equations used 
to linearly combine the errors for a 4-output case are: 
ଵܺ ൌ ߝଵ ൅ ߝଶ ൅ ߝଷ ൅ ߝସ 
ܺଶ ൌ ߝଵ െ ߝଶ െ ߝଷ െ ߝସ																																													ሺ2.1ሻ 
ܺଷ ൌ ߝଵ ൅ ߝଶ െ ߝଷ െ ߝସ 
ܺସ ൌ ߝଵ ൅ ߝଶ ൅ ߝଷ െ ߝସ 
This work successfully regulates each output independently with a good stability. However, the 
error combination circuits are relatively complicated and power hungry. Besides, since each 
Figure 2.2. Typical timing diagram of the inductor current for dual-output buck converters. 
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output is PWM controlled, the bandwidth is usually ten times slower than the switching 
frequency. Hence, this topology suffers from slow transient response and poor cross-regulation. 
It usually also requires larger off-chip output capacitors compared to the single-output topology 
to mitigate the overshoot/undershoot due to the nature of time multiplexing and slow switching.  
 
Figure 2.3. Block diagram of the single-inductor dual-output buck converter with nested PWM
control in [12]. 
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Figure 2.4. Block diagram of the single-inductor 4-output buck converter with nested PWM
control in [13]. 
Figure 2.5. Conceptual scheme of the analog processor and nested PWM outputs in [13]. 
ε1ε2ε3ε4
H(s) H(s)X1 PWM1
ε1ε2ε3ε4
A AX2 PWM2
ε1ε2ε3ε4
A AX3 PWM3
ε1ε2ε3ε4
A AX4 PWM4
T = 1/fs
H(s)X1
AX2
AX3
AX4
D*T
D1*T
(D1+D2)*T
(D1+D2+D3)*T
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2.2 PLL-Based Bang-Bang Control SIMO Buck Converters 
 
In addition to slow transient response, using nested PWM generators requires multiple 
Proportional-Integral (P-I) compensators which inevitably increases the design complexity and 
chip area. The work in [14] presents an ordered power-distributive control for a 5-output boost 
converter as shown in Fig. 2.6. In this design, comparator-based control is applied to the first 
four outputs and all errors of these outputs are transferred and accumulated to the last one which 
is then regulated by a single PWM generator. Therefore, the first four outputs can respond load 
transients quickly and only the last output requires a compensation network in the feedback loop 
which greatly reduces the overall cost. However, the last output continues suffering from slow 
transient response and serious cross-coupling still appears on every output. 
Figure 2.6. Block diagram of the single-inductor 5-output boost converter with ordered power-
distributive control in [14]. 
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Thus, the work in [15] is modified from the ordered power-distributive control and 
presents a 6-output buck converter as shown in Fig. 2.7. The first five outputs are still regulated 
by comparators but a PLL-based bang-bang controller is applied on the last output instead of a 
PWM generator. The bang-bang control switching converter is very easy to implement and 
extremely fast on responding any load transients. Unlike current/voltage-mode PWM control, 
compensator is not needed because bang-bang control converters are stable irrespective of their 
load condition [20]. Unfortunately, the switching frequency is not constant and it is problematic 
to design an EMI filter if the load is a noise-sensitive circuit. Therefore, by adding a PLL loop 
within the bang-bang control can maintain a constant switching frequency and keep all the merits 
of the original bang-bang control. 
In this topology, the output power distribution switches are turned on one by one in 
descending order of priority and all the errors of the first five outputs are transferred to the last 
output voltage like [14]. However, the voltage ripple on the last output is out of phase with the 
inductor current ripple due to time multiplexing and the order of energy transfer, this signal can 
not be used directly to the bang-bang controller. Therefore, the average error signal from all 
outputs is used to make the in-phase voltage ripple and then combined with the inductor current 
signal together feeding into the hysteresis comparator to generate the switching frequency. The 
phase difference between the reference frequency and the switching frequency is converted to a 
control signal ௖ܸ that is used by the VCO. As illustrated in Fig. 2.8, the converter itself actually 
behaves like this VCO in the PLL loop. The main feature of this PLL-based bang-bang control 
comparing with PWM control is that it is free from stability issue and achieves fast and accurate 
load and line-regulation. 
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Figure 2.7. Block diagram of the single-inductor 6-output buck converter with PLL-based bang-
bang control in [15]. 
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Figure 2.8. Operation principle of the PLL-based bang-bang control in [15]. 
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2.3 Freewheeling Current/Duty Control SIMO Buck Converters 
 
A pseudo-continuous conduction mode SIMO boost converter with freewheel switching 
is first presented in [22]. The idea to add a freewheeling period is to keep the converter operating 
in Discontinuous Conduction Mode (DCM) even at heavy load condition. By doing this, cross-
coupling and stability issue between each output can be solved. The freewheeling switch is an 
extra switch connecting the two terminals of the inductor. When it is turned on, i.e. freewheeling 
period, the inductor current is freewheeled inside the loop formed by the switch and the inductor 
without any loss ideally. However, since Equivalent Series Resistance (ESR) of the inductor and 
the on-resistance of the switch, a small amount of energy is lost in real implementation. Fig. 2.9 
shows the power stage of a SIMO boost converter with the freewheeling switch. 
Figure 2.9. Power stage of the SIMO boost converter with freewheeling switch presented in
[22]. 
Vo (1)
Vo (2)
Vo (n)
So (1)
So (2)
So (n)
L
Co (1)
Co (2)
Co (n)SX
in
Sfw
IL (1)
IL (2)
IL (n)
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The work in [16] utilizes this freewheeling switch and presents a freewheeling current 
control SIMO boost converter as shown in Fig. 2.10. This control scheme is also modified from 
the ordered power-distributive control [14] mentioned in section 2.2. In the ordered power-
distributive control, the last output is PWM controlled with an error amplifier in the feedback 
loop. It implies that the last output loading condition continuously affects the control loop. This 
is an undesirable characteristic for stability consideration. Therefore, the main feedback loop of 
the converter needs a new control variable other than output voltages in order to exclude the 
output pole composed of the output filtering capacitor and equivalent load resistor. The 
freewheeling current control chooses the reserved inductor current during the freewheeling 
period as the control variable for the main loop. Since all the outputs are comparator-based 
control, the errors of the outputs will be accumulated and shown on the freewheeling current. By 
regulating the freewheeling current to a reference with peak current-mode control, the main 
control loop will charge either more or less energy in the inductor corresponding to the output 
loads without sensing the output nodes directly. Thus, this control scheme is frequency 
independent on the values of the inductor, output capacitor and load equivalent resistor. The loop 
compensator can be greatly simplified and the output response can be as fast as a hysteresis 
converter. The operational timing diagram of a boost converter with freewheeling current control 
is shown in Fig. 2.11, where single-output is used for simplicity. The left side of Fig. 2.11 shows 
an operation in the light load condition, where the freewheeling current level is low but the 
period is long. In contrast to the heavy load condition on the right side, the freewheeling current 
level is high but the period is short. However, the average freewheeling current (ܦ௙௪ ൈ ܫ௕) in 
steady-state for both cases should be the same and equal to the reference (ܫ௙௪_௥௘௙) in this control 
scheme. 
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Figure 2.11. Operational timing diagram of a single-output boost converter with freewheeling
current control in [16]. 
Figure 2.10. Block diagram of the SIMO boost converter with freewheeling current control in
[16]. 
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Similar idea is used in [17] to implement a SIMO buck converter with some 
modifications as shown in Fig. 2.12. First, instead of regulating the freewheeling current, the 
duty cycle of the freewheeling period is controlled by a reference which can be adaptively 
adjusted according to the output loading condition. Higher load currents lead to a shorter duty to 
minimize the conduction loss. This duty behaves like a buffer region if any load transient 
happens. Second, a charge control is used for ordered power distribution to each output instead 
of the comparator-based control. The charge control has the advantage of accurately regulating 
the average current through a switch per cycle, and therefore the energy delivered to each output 
can be well controlled [23]. Third, the freewheeling switch is connected between the node ௅ܸ௑௉ 
and the battery instead of the two terminals of the inductor. In fact, the freewheeling switch can 
also be connected between ௅ܸ௑௉ and the ground. These three different connections are design 
options that can be chosen depending on the real implementation. Fig. 2.13 shows detailed block 
diagram of the control circuit. The phase difference between ௙ܵ௪  and ௙ܵ௪_௥௘௙  is detected and 
converted to an error signal ( ௖ܸ	ሺ଺ሻ) used by the peak current-mode control for the main loop to 
generate the on/off duty of the input switches (ܵ௉ and ܵே). The main loop should be designed 
slower than the local loops for the outputs. The pulse-skipping function for each output is also 
allowed for Pulse Frequency Modulation (PFM) mode operation. This implementation 
demonstrates good output load and cross regulations, but the transient response is slow due to 
limited loop bandwidth. 
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Figure 2.13. Block diagram of the control circuit in [17]. 
Figure 2.12. Block diagram of the SIMO buck converter with freewheeling duty control in [17].
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2.4 Adaptive Off-Time Control SIMO Buck Converters 
 
In order to enhance the system power efficiency, DVS technique is widely used in single-
output converters by providing variable voltage with fast reference tracking. However, serious 
cross coupling and slow transient response of the SIMO converters usually limit the application 
of this technique. Although freewheeling current or duty control enables SIMO converters 
regulating all the outputs by comparators to achieve better cross-regulation and faster transient 
response, the extra switching and conduction losses from the freewheeling switch tradeoff its 
advantages. The work in [18] presents a ripple-based adaptive off-time control SIMO buck 
converter which improves the cross-regulation on each output and realizes fast load/reference 
transient responses without any efficiency degradation. 
Fig. 2.14 shows the architecture of a 4-output buck converter with this off-time control. 
Unlike conventional comparator-based control, all the outputs are regulated by comparators to 
time-share the energy stored in the single inductor without any extra switch (e.g. freewheeling 
switch). The switching frequency is locked to the reference clock with an adaptive off-time 
generated by the PLL unit. This off-time determines the duty of the input power generation 
switches (ܯ௉, ܯே). As the inductor current ramps up and down, the output power distribution 
switches (ܯ௢	ሺଵሻ –ܯ௢	ሺସሻ ) are turned on one by one according to the output states of the 
corresponding comparators. The power switch ܯ௉  is turned off when ܯ௢	ሺଵሻ  is turned on to 
charge the first output ௢ܸ	ሺଵሻ. When the off-time period is expired, ܯ௉ is turned on and ܯே is 
turned off to increase the inductor current until ௢ܸ	ሺସሻ  is higher than its reference ௥ܸ௘௙	ሺସሻ  and 
௢ܸ	ሺଵሻ is being charged again. The steady-state can be reached for any line/load condition by 
adjusting the off-time length. 
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Since the bandwidth of the PLL is usually less than one-tenth of the reference clock, the 
off-time can be considered as a fixed value in the beginning of the load and reference transition. 
Hence the switching frequency has to be changed during the transient response to immediately 
react to the load demand. However, it is locked in steady-state to avoid the unpredictable noise 
spectrum from switching. Furthermore, due to the charge error of all the outputs is accumulated 
and cancelled by adjusting the switching frequency instead of the freewheeling period, this 
control scheme can achieve a good cross-regulation performance without sacrificing the 
efficiency. The block diagram of the adaptive off-time control loop is shown in Fig. 2.15. 
 
Figure 2.14. Block diagram of the SIMO buck converter with adaptive off-time control in [18].
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2.5 Conclusion 
 
Conventional SIMO converters serve as good candidates to generate multiple outputs 
with a single off-chip inductor. Several previous arts have been presented to improve the load- 
and cross-regulation performance as well as dynamic response. However, these converters 
typically operate at 0.5–2 MHz to maintain high efficiency. Thus their bandwidths continue 
being limited by the switching frequencies. A strategy to increase the bandwidth may be to 
switch the entire converter at much higher frequencies, similar to many reported single-output 
high-frequency switching converter implementations. But this strategy erodes the high power 
conversion efficiency advantage of SIMO converters. Therefore, efficiency, cost and dynamic 
performance trade off each other fundamentally for all the conventional solutions.  
Figure 2.15. Block diagram of the adaptive off-time control in [18]. 
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CHAPTER 3 
 
PROPOSED DF-SIMO TOPOLOGY 
 
In order to make SIMO architectures more attractive for SoC applications, we must 
resolve the issues of large passive components, large number of package pins, poor cross- and 
load-regulation, and slow dynamic response. Since the target application is SoCs, which are 
typically implemented in nanometer CMOS node, the very high speed-to-power ratio of these 
technologies (65 nm and beyond) can be leveraged to alleviate these limitations while 
maintaining high power conversion efficiency. To that effect, I propose the Dual-Frequency 
SIMO (DF-SIMO) architecture with freewheeling current control. Two switching frequencies are 
applied on the converters instead of conventional single switching frequency. This novel 
topology introduces another design parameter (i.e. output switching frequency) to improve the 
dynamic performance without causing excessive switching loss. The detail operation principle, 
tradeoffs and advantages are explained and discussed in section 3.1 and 3.2. 
 
3.1 Operation Principle of the DF-SIMO Topology 
 
The proposed DF-SIMO topology is depicted in Fig. 3.1 [24], [25]. It is similar to 
conventional SIMO topologies [12]–[20] except that the output stage distributes power to the 
outputs at a much higher rate ( ௢݂) than the switching rate of the input stage ( ௜݂௡). Thus, within a 
single input switching period ( ௜ܶ௡ ൌ 1 ௜݂௡⁄ ), each output is served multiple times (once every 
output switching period ( ௢ܶ ൌ 1 ௢݂⁄ )) as shown in Fig. 3.2, where a ratio of 4 between ௢݂ and ௜݂௡ 
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and only 2 outputs are used for simplicity. By making ௢݂  sufficiently high (>100 MHz), the 
output capacitors can be scaled to on-chip levels, and by keeping ௜݂௡ sufficiently low (~2 MHz) 
and continuing to use an off-chip inductor, low switching losses in the input stage and its simple 
design can be preserved. Each output ( ௢ܸሺ௜ሻ) is regulated using a high-speed comparator that 
detects when the output exceeds its reference ( ௥ܸ௘௙ሺ௜ሻ), and turns the corresponding power switch 
(ܯ௢ሺ௜ሻ) off, and turns on the switch (ܯ௢ሺ௜ାଵሻ) corresponding to the next output ( ௢ܸሺ௜ାଵሻ). If the 
inductor current (ܫ௜௡ௗ) is constant and equal to the sum of all the loads (∑ ܫ௅ሺ௜ሻ௜ ), this sequence 
repeats every ௢ܶ, which produces a steady-state local duty-cycle (݀ܿ௢ሺ௜ሻ ൌ ௢ܶ௡ሺ௜ሻ ௢ܶ⁄ ) for each 
output such that ܫ௅ሺ௜ሻ ൌ ൫݀ܿ௢ሺ௜ሻ ൈ ܫ௜௡ௗ൯.  
Figure 3.1. Block diagram of the proposed DF-SIMO topology. 
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However, the output control scheme described above suffers from two major issues that 
must be addressed. First, since the inductor current contains a low-frequency ripple component 
due to the input stage switching at ௜݂௡ , the aforementioned steady-state will be continuously 
disturbed, and the local duty-cycle of each output will change every output switching period such 
Figure 3.2. The inductor current distribution process to the outputs assuming only two outputs
and an output switching frequency of 4 times the input switching frequency. 
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that ܫ௅ሺ௜ሻ ൌ ൫݀ܿ௢ሺ௜ሻ ൈ ܫ௜௡ௗ൯ is maintained regardless of the actual value of ܫ௜௡ௗ. As the inductor 
current rises above its average, the local duty-cycles of the outputs drop, thus leaving the final 
output with the burden of absorbing whatever energy is left in the inductor regardless of its own 
load demand. Moreover, as the inductor current drops below its average, the duty-cycles of the 
outputs rise, thus depriving the final output from the energy needed to sustain its own load. This 
mechanism implies that it is impossible to continue to use comparator-based control for the final 
output, and an alternative Pulse Width Modulation (PWM) scheme must be used instead at the 
expense of large low-frequency voltage ripples at the final output due to its small on-chip 
capacitor as shown in Fig. 3.3. 
 Figure 3.3. Large low-frequency voltage ripples at the final output if the PWM control is used. 
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Although an off-chip capacitor at the final output only may be used to reduce this low-frequency 
voltage ripple, the high output switching frequency combined with the package parasitics of the 
chip and the external capacitor would result in high-frequency glitches that far exceed in 
magnitude the low-frequency voltage ripple. Second, since the inductor current is distributed to 
the outputs at a high rate, fast output dynamic behavior should be expected in response to load or 
output voltage changes. However, since the energy stored in the inductor can only change as fast 
as the input switching frequency, the dynamic response of the outputs continues to be limited by 
that frequency. This results in large undershoots and overshoots, long settling time, and poor 
cross regulation as the outputs compete for the inductor energy, all of which offset the benefit of 
the high output switching frequency in terms of dynamic response. 
To resolve these two issues, a freewheeling switch (ܯ௙௪) in the output stage is employed, 
but unlike conventional SIMO topologies [12]–[20], the DF-SIMO operates it at the same high 
frequency as the rest of the output switches [24], [25] by turning it on once every output 
switching period after all the outputs have been served. The freewheeling switch serves three 
purposes: (a) bears the burden of absorbing the steady-state low-frequency inductor current 
ripple so that the final output can be regulated by comparator-based control with only an on-chip 
capacitor; (b) provides a collective error signal to control the input stage; and (c) provides a 
mean to efficiently ensure a reserve of energy in the inductor to aid with the output dynamic 
response. 
To accomplish (a), the valley of the inductor current in steady-state must be at least equal 
to the sum of all the load currents so as to ensure that the inductor has enough energy to serve all 
the outputs within any output switching period. This condition implies that the inductor current 
ripple would always result in excess charge, which is absorbed by the freewheeling switch, i.e. 
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its local duty-cycle (݀ ௙ܿ௪) is always higher than zero. It also implies that the inductor always 
operates in Continuous Conduction Mode (CCM). Considering that the average inductor current 
(ܫ௜௡ௗ_௔௩௚) is equal to the average freewheeling current (ܫ௙௪_௔௩௚) plus the sum of all the loads, 
ܫ௙௪_௔௩௚ must therefore be regulated to be larger than approximately half the inductor current 
ripple (∆ܫ௜௡ௗ) as illustrated in Fig. 3.4. This can be accomplished by using a freewheeling current 
control scheme [16], where ܫ௙௪_௔௩௚  is regulated to a reference level (ܫ௙௪_௥௘௙ ) using a low-
frequency PWM loop that controls the input stage. Therefore, by using the average freewheeling 
current to control the input stage and setting ܫ௙௪_௥௘௙ to be larger than  ሺ∆ܫ௜௡ௗ 2⁄ ሻ [24], [25], both 
purposes (a) and (b) are satisfied. 
 
The freewheeling switch configuration with ܯ௙௪ switching at the same high rate as the 
rest of the outputs accomplished purpose (c) in two ways. First, it provides an efficient escape 
Figure 3.4. Steady-state inductor current profile of the proposed DF-SIMO topology. 
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route for the inductor’s excess current every output switching period in case the loads suddenly 
drop. Second, it guarantees an efficient reserve of current in the inductor, which can be routed to 
the outputs every output switching period in case their loads suddenly increase. This results in an 
output dynamic response that is as fast as the output switching frequency without waiting for the 
slow input stage to adapt. It also ensures better cross regulation as each output is refreshed every 
output switching period. However, it is worth noting that the number of output switching periods 
needed for the outputs to settle after a load step is a function of the energy reserve in the 
inductor. Thus, increasing ܫ௙௪_௔௩௚  yields better dynamic response and cross-regulation 
performance. Moreover, cross-regulation can be further improved by output-reordering based on 
load changes, which will be discussed in further details in chapter 5. 
 
3.2 Tradeoffs and Advantages of the DF-SIMO Topology 
 
In order to properly implement the DF-SIMO topology, several metrics and tradeoffs 
must be considered. This includes the choice of the output switching frequency and capacitors 
for a given voltage ripple and the choice of the freewheeling current. 
 
3.2.1 Output Switching Frequency, Output Capacitors, and Voltage Ripple Tradeoffs 
 
As all the outputs are regulated every output switching period using comparator-based 
control, the steady-state voltage ripple (∆ ௢ܸሺ௜ሻ) associated with the ݅௧௛ output shown in Fig. 3.5 
can be written as [25]: 
∆ ௢ܸሺ௜ሻ ൌ
൫ܫ௜௡ௗ െ ܫ௅ሺ௜ሻ൯ ൈ ݀ܿ௢ሺ௜ሻ
௢݂ ൈ ܥ௢ሺ௜ሻ ൌ
൬1 െ ܫ௅ሺ௜ሻܫ௜௡ௗ൰ ൈ ܫ௅ሺ௜ሻ
௢݂ ൈ ܥ௢ሺ௜ሻ 																															ሺ3.1ሻ 
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Figure 3.5. Steady-state output voltage ripple of the proposed DF-SIMO topology. 
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where (ܥ௢ሺ௜ሻ) is the output capacitance at the ݅௧௛ output, and all the other parameters are defined 
in the previous section. Eq. (3.1) implies that ∆ ௢ܸሺ௜ሻ varies with the inductor current, and thus, 
the voltage ripple magnitude tracks the low-frequency inductor current ripple, and its maximum 
occurs at the peak inductor current (ܫ௜௡ௗ_௣௘௔௞ ) and the maximum load current (ܫ௅_௠௔௫ሺ௜ሻ) as 
follows: 
∆ ௢ܸ_௠௔௫ሺ௜ሻ ൌ
൬1 െ ܫ௅_௠௔௫ሺ௜ሻܫ௜௡ௗ_௣௘௔௞൰ ൈ ܫ௅_௠௔௫ሺ௜ሻ
௢݂ ൈ ܥ௢ሺ௜ሻ 																																									ሺ3.2ሻ 
Eq. (3.2) suggests a tradeoff between the maximum voltage ripple at a given output versus the 
capacitor size and the maximum load of that output, the inductor peak current, and the output 
switching frequency. For instance, if a given output has a maximum load of 20 mA and an output 
capacitance of 2 nF, and assuming an inductor peak current of 100 mA and an output switching 
frequency of 100 MHz, the maximum voltage ripple at that output would be 80 mV. If this 
voltage ripple needs to be reduced, then the maximum load current of this output must be 
reduced, or alternatively, either the output switching frequency or the output capacitance must be 
increased at the expense of higher switching losses or larger silicon area. 
 
3.2.2 Freewheeling Current Tradeoffs 
 
As discussed in section 3.1, to ensure proper steady-state operation, ܫ௙௪_௔௩௚  must be 
regulated to at least ሺ∆ܫ௜௡ௗ 2⁄ ሻ. However, while this is enough for steady-state operation, in order 
to achieve a faster output dynamic response and better cross-regulation during light-to-heavy 
load steps, ܫ௙௪_௔௩௚ may be regulated to higher levels based on the desired settling time for such 
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load steps. This comes at the expense of higher conduction losses, and thus there is a tradeoff 
between efficiency and the output dynamic performance. It is worth noting that the efficiency 
degradation due to higher ܫ௙௪_௔௩௚  can be avoided in some cases without compromising the 
output dynamic performance if the change in the loads is known in advance. In such cases, 
ܫ௙௪_௔௩௚ can be increased ahead of the anticipated load steps to achieve the best possible output 
dynamic response, and then later dropped in steady-state conditions to minimize losses. 
 
3.2.3 Advantages of the DF-SIMO Topology 
 
In addition to reducing the output capacitors (optionally to on-chip levels for output 
switching frequencies beyond 100 MHz), and improved dynamic response and cross-regulation 
compared to conventional single-frequency SIMO, the DF-SIMO topology offers the notable 
advantage of lending itself to a simplified implementation in nanometer CMOS. In fact, a key 
challenge in high switching frequency power converters in these technologies is the 
implementation of the power switches of the input stage. Since the input is typically a higher 
voltage (e.g. 1.8 V) than the voltage rating of the native transistors in these technologies (e.g. 1.2 
V), alternative high-voltage transistors must be used for the power switches. These transistors 
have larger feature size and higher threshold voltage than the native transistors, and using them 
to realize the on-resistance required for a desired conduction loss results in larger transistor size 
and gate capacitance, which limits how fast they can be switched without causing excessively 
large switching losses and degraded efficiency. Although cascodes of the native transistors could 
be used to enable higher switching frequencies while also meeting the voltage rating of the 
transistors, the increased conduction losses that result from cascoding offsets the reduction in 
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switching losses. Moreover, driving cascodes of native transistors requires fairly complicated 
driver circuits, additional intermediate power supplies, and drain-, source-, and gate-to-bulk 
junction reliability continues to be a concern [26], [27]. The DF-SIMO topology eliminates these 
challenges since low switching frequency is retained at the input stage, and thus, single high-
voltage transistors can be reliably used without negatively impacting efficiency and with fairly 
simple driver circuits. 
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CHAPTER 4 
 
CONTROL LOOP AND SMALL-SIGNAL ANALYSIS 
 
Although voltage-mode and current-mode schemes can be employed to regulate the 
average freewheeling current ܫ௙௪_௔௩௚ through controlling the input stage, the design presented in 
chapter 5 is based on the current-mode PWM loop shown in Fig. 4.1. Thus, this chapter will 
focus on that particular scheme, where the single output case is considered first, and then the 
analysis is extended to multiple outputs. In this scheme, the average freewheeling current ܫ௙௪_௔௩௚ 
is subtracted from the reference ܫ௙௪_௥௘௙  to generate the error signal ( ܫ௣ ), which is then 
compensated and further subtracted an artificial ramp to eliminate sub-harmonic oscillations 
[28], [29]. The resulting signal is then compared to the inductor current to determine the input 
switching duty-cycle (݀ܿ௜௡) as illustrated in Fig. 4.2. To analyze the stability, the small-signal 
loop transfer function between ܫ௙௪_௔௩௚ and the error signal (ܫ௣) must be obtained. An approach 
for deriving the transfer function of similar loops used in boost converters with freewheeling 
current regulation was presented in [23]. However, it only considers conventional SIMO boost 
topologies (i.e. same input and output switching frequencies), and applying it directly to the DF-
SIMO buck topology results in a very tedious and complicated analysis. In this thesis, I propose 
a modified approach that greatly simplifies obtaining the loop transfer function in the DF-SIMO 
buck case [25]. 
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Figure 4.1. The DF topology with one output and a freewheeling switch, where the average freewheeling current is regulated by
the input stage using a low-frequency current-mode PWM control loop. 
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To aid with the derivation of the loop transfer function, the timing diagram of the single 
output case is shown in Fig. 4.3, where ௢݂ is assumed to be synchronized to ௜݂௡ and 4 times its 
frequency to simplify the drawing. The analysis is the same if the two frequencies are not 
synchronized or integer multiple of each other since a periodic steady-state will always be 
reached. Each output switching period ( ௢ܶ) is divided among the output switch (ܯ௢) and the 
freewheeling switch (ܯ௙௪), where (ܫ௢) and (ܫ௙௪) are the instantaneous currents flowing in ܯ௢ 
and ܯ௙௪ respectively. Since the total charge passed to the output every ௢ܶ is the same (due to 
comparator-based control), the area segments ܣଵ  to ܣସ  in Fig. 4.3 are all equal to ሺܫ௅ ൈ ௢ܶሻ. 
Moreover, since the average freewheeling current ܫ௙௪_௔௩௚ is regulated by the input control loop, 
the sum of the area segments ܤଵ  to ܤସ  is equal to ൫ܫ௙௪_௥௘௙ ൈ ௜ܶ௡൯ , where ௜ܶ௡  is the input 
Figure 4.2. Current-mode PWM control loop to determine the input switching duty-cycle. 
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switching period. The approach presented in [16] for conventional SIMO boost topologies relies 
on deriving a mathematical description for every segment of the inductor current during the input 
switching period. Applying this approach to the DF-SIMO topology produces a very large 
number of segments since the output switching frequency is much higher than the input, which   
significantly complicates the analysis. (e.g. 120 segments if input and output switching 
Figure 4.3. Timing diagram showing the various control signals, inductor current, freewheeling
current, and output current for the circuit shown in Fig. 4.1. 
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frequencies are 2 MHz and 120 MHz respectively) However, at moderate to heavy loads, it can 
be assumed in the DF-SIMO case that the inductor’s average current is significantly larger than 
its current ripple. Moreover, since the freewheeling current is always regulated to be higher than 
half the inductor current ripple, the assumption is further justified. In this case, the inductor 
current in Fig. 4.3 can be approximated as shown in Fig. 4.4, where all the similar segments (in 
terms of slope) are lumped together into a single composite segment. As a result, only 4 
Figure 4.4. Timing diagram after lumping similar current segments together. 
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segments remain in the approximated inductor current profile, which can now be described in 
terms of only 3 current levels (݅௩ , ݅௠ , and ݅௣ ) and 4 duty-cycles (݀ܿଵ , ݀ܿଶ , ݀ܿଷ , and ݀ܿସ ) 
regardless of the actual ratio between the input and output switching frequencies. Therefore, the 
duty-cycles can be written as:  
݀ܿଵ ൌ ܮ ௜݂௡ሺ ௜ܸ௡ െ ௢ܸሻ ሺ݅௠ െ ݅௩ሻ																																																		ሺ4.1ሻ 
݀ܿଶ ൌ ܮ ௜݂௡௜ܸ௡ ൫݅௣ െ ݅௠൯																																																						ሺ4.2ሻ 
݀ܿଷ ൌ ܮ ௜݂௡௢ܸ ൫݅௣ െ ݅௩൯																																																							ሺ4.3ሻ 
݀ܿସ ൌ 1 െ ݀ܿଵ െ ݀ܿଶ െ ݀ܿଷ																																																ሺ4.4ሻ 
where ௜ܸ௡ and ௢ܸ are the input and output voltages, and ܮ is the inductor value. Moreover, the 
freewheeling and output currents averaged over the input switching period can be written as: 
݅௙௪_௔௩௚ ൌ 12 ൫݅௣ ൅ ݅௠൯݀ܿଶ ൅ ݅௩݀ܿସ																																									ሺ4.5ሻ 
݅௢_௔௩௚ ൌ 12 ሺ݅௩ ൅ ݅௠ሻ݀ܿଵ ൅
1
2 ൫݅௣ ൅ ݅௩൯݀ܿଷ																																		ሺ4.6ሻ 
Since the output charge is regulated every ௢ܶ, the following relationships are also true:  
݅௢_௔௩௚ ൌ 12 ሺ݅௩ ൅ ݅௠ሻ
݀ܿଵ
ሺ݀ܿଵ ൅ ݀ܿଶሻ																																								ሺ4.7ሻ 
݅௢_௔௩௚ ൌ 12 ൫݅௣ ൅ ݅௩൯
݀ܿଷ
ሺ݀ܿଷ ൅ ݀ܿସሻ																																								ሺ4.8ሻ 
Small-signal perturbations can then be introduced to all the parameters in Eq. (4.1)–(4.8) as 
follows: 
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݀ܿଵ ൌ ܦܥଵ ൅ ݀෢ܿଵ 
݀ܿଶ ൌ ܦܥଶ ൅ ݀෢ܿଶ 
݀ܿଷ ൌ ܦܥଷ ൅ ݀෢ܿଷ 
݀ܿସ ൌ ܦܥସ ൅ ݀෢ܿସ 
݅௢_௔௩௚ ൌ ܫ௢_௔௩௚ ൅ ଓ௢̂_௔௩௚ 
݅௙௪_௔௩௚ ൌ ܫ௙௪_௔௩௚ ൅ ଓ௙̂௪_௔௩௚ 
݅௩ ൌ ܫ௩ ൅ ଓ௩̂ 
݅௠ ൌ ܫ௠ ൅ ଓ௠̂ 
݅௣ ൌ ܫ௣ ൅ ଓ௣̂																																																																			ሺ4.9ሻ 
where the parameters in capital letters are the quiescent components, and the parameters with a 
hat are the small-signal components. As ݅௢_௔௩௚ is regulated by the output stage (much faster than 
the input stage control loop bandwidth), its small-signal component  ଓ௢̂_௔௩௚ is always zero, while 
its quiescent component is equal to ܫ௅ . Moreover, since the input loop regulates ݅௙௪_௔௩௚ , its 
quiescent component is ܫ௙௪_௥௘௙ . Combining Eq. (4.1) to (4.8), the following simultaneous 
equations for the quiescent components of ݅௩ , ݅௠ , and ݅௣  can be derived for a given ܫ௅  and 
ܫ௙௪_௥௘௙: 
1
2 ൈ ൦
ሺܫ௠ଶ െ ܫ௩ଶሻ
൫ܫ௣ െ ܫ௩൯ െ ௢ܸ௜ܸ௡ ൫ܫ௣ െ ܫ௠൯
൪ ൌ ܫ௅																																												ሺ4.10ሻ 
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1
2 ൈ
ۏێ
ێێ
ۍ ൫ܫ௣ଶ െ ܫ௩ଶ൯
௢ܸ
1
ܮ ௜݂௡ െ
ሺܫ௠ െ ܫ௩ሻሺ ௜ܸ௡ െ ௢ܸሻ െ
൫ܫ௣ െ ܫ௠൯
௜ܸ௡ ے
ۑۑ
ۑې ൌ ܫ௅																																							ሺ4.11ሻ 
ܮ ௜݂௡ ൈ ቈ൫ܫ௣
ଶ െ ܫ௠ଶ ൯
2 ௜ܸ௡ ൅
ܫ௩
ܮ ௜݂௡ െ
ሺܫ௠ െ ܫ௩ሻܫ௩
ሺ ௜ܸ௡ െ ௢ܸሻ െ
൫ܫ௣ െ ܫ௠൯ܫ௩
௜ܸ௡
െ ൫ܫ௣ െ ܫ௩൯ܫ௩
௢ܸ
቉ ൌ ܫ௙௪_௥௘௙					ሺ4.12ሻ 
These simultaneous equations can be solved numerically; and using linearization techniques on 
Eq. (4.1)–(4.9), the small-signal loop transfer function ܩሺݏሻ can then be written as: 
ܩሺݏሻ ൌ ଓ௙̂௪_௔௩௚ଓ̂௣ ൌ ݇ଽ ൅ ଼݇ ൦
݇ଷ݇ଶ െ
݇଺݇ହ
݇ଵ݇ଶ െ
݇ସ݇ହ
൪ ൅ ݇଻ ൦
݇ଷ݇ଵ െ
݇଺݇ସ
݇ଶ݇ଵ െ
݇ହ݇ସ
൪																												ሺ4.13ሻ 
where 
݇ଵ ൌ െ ௜ܸ௡ܫ௩ሺ ௜ܸ௡ െ ௢ܸሻ ௢ܸ 
݇ଶ ൌ ܫ௠ሺ ௜ܸ௡ െ ௢ܸሻ 
݇ଷ ൌ െܫ௣௢ܸ  
݇ସ ൌ
ሺܫ௅ െ ܫ௠ሻ
ሺ ௜ܸ௡ െ ௢ܸሻ 
݇ହ ൌ ሺܫ௠ െ ܫ௅ሻሺ ௜ܸ௡ െ ௢ܸሻ ൅
ܫ௅
௜ܸ௡
 
݇଺ ൌ െܫ௅௜ܸ௡  
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݇଻ ൌ ܮ ௜݂௡ ൈ ቈሺܫ௩ െ ܫ௠ሻ௜ܸ௡ െ
ܫ௩
ሺ ௜ܸ௡ െ ௢ܸሻ቉ 
଼݇ ൌ 1 െ ܮ ௜݂௡ ൈ ቈሺܫ௠ െ 2ܫ௩ሻሺ ௜ܸ௡ െ ௢ܸሻ െ
൫ܫ௣ െ ܫ௠൯
௜ܸ௡
െ ൫ܫ௣ െ 2ܫ௩൯
௢ܸ
቉ 
݇ଽ ൌ ܮ ௜݂௡ ൈ ቈ൫ܫ௣ െ ܫ௩൯௜ܸ௡ െ
ܫ௩
௢ܸ
቉																																																	ሺ4.14ሻ 
Eq. (4.13) and (4.14) show that the loop transfer function does not contain any poles or 
zeros (just a DC gain) despite the fact that the inductor is operating in CCM. This result can be 
intuitively understood by taking into consideration two factors. First, since the input stage uses 
current-mode control, the inductor current is being regulated every cycle of the input switching 
frequency, which is normally 5 to 10 times larger than the bandwidth of the input control loop. 
Therefore, the inductor appears to the input control loop as a DC current source, which reduces 
the order of the system to first order rather than second order. This is generally true for current-
mode controllers [28], [29]. Second, since the output is regulated using comparator-based control 
(rather than PWM or PFM control), the output current is also regulated every cycle of the output 
switching frequency, and thus appears to the much slower input control loop as if it is a constant 
DC current that is equal to the load current. This eliminates the effect of the output capacitor, and 
further reduces the order of the input control loop to zero. This is true for conventional SIMO 
converters (same input and output switching frequencies) with comparator-based control as 
demonstrated in the SIMO boost converter case in [16], but even more justified in the proposed 
DF-SIMO since the output switching frequency is much higher than the input switching 
frequency. However, the first-order low-pass compensator in Fig. 4.1 must still be used to 
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introduce a dominant load-independent pole to ensure stability and limit the unity gain frequency 
of the loop to about ሺ1 10⁄ ሻ to ሺ1 5⁄ ሻ the input switching frequency. 
To extend the analysis to multiple outputs, the weighted average voltage of all the 
outputs, which is presented in [16] for conventional SIMO boost topologies, can be also 
employed in the DF-SIMO to yield the same transfer function form as the single output case. The 
weighted average output voltages can be based on either the output duty-cycles, or the output 
loads as follows: 
〈 ௢ܸ〉ௗ௖ ൌ෍ ௢ܸሺ௜ሻ݀ܿ௢ሺ௜ሻ
௡
௜ୀଵ
෍݀ܿ௢ሺ௜ሻ
௡
௜ୀଵ
൙  
〈 ௢ܸ〉ூಽ ൌ෍ ௢ܸሺ௜ሻܫ௅ሺ௜ሻ
௡
௜ୀଵ
෍ܫ௅ሺ௜ሻ
௡
௜ୀଵ
൙ 																																															ሺ4.15ሻ 
where ௢ܸሺ௜ሻ, ݀ܿ௢ሺ௜ሻ, and ܫ௅ሺ௜ሻ are the steady-state output voltage, duty-cycle, and load current of 
the  ݅௧௛ output respectively, and ݊ is the number of outputs. 
 
 
 
 
 
 
 
 
 
42 
 
CHAPTER 5 
 
A LOW-POWER DF-SIMO IMPLEMENTATION 
 
In this chapter, a dual-frequency single-inductor 5-output buck converter is designed and 
implemented in 45-nm digital CMOS process targeting low-power microcontroller SoCs as 
shown in Fig. 5.1 [25]. The converter operates from 1.8-V input and produces 5 outputs with the 
voltage range, maximum load, and on-chip output capacitance noted in Fig. 5.1 for each output. 
The 5th output is dedicated for the digital core of the microcontroller, while the 4th, 3rd, and 2nd 
outputs are dedicated for various other digital loads in the system. The 1st output is dedicated for 
various analog modules within the system that require a power supply higher than 1.2 V. The 
converter uses 2 MHz and 120 MHz for the input and output switching frequencies respectively. 
The input stage controller regulates the freewheeling current between 15 mA to 45 mA in order 
to enable fast output dynamic response as explained in section 3.2.2. Some design details are 
discussed in the following subsections. 
 
5.1 Power Switches and Output Gate Drivers 
 
Since the input is 1.8 V, the power switches ܯ௉ and ܯே are implemented using a single 
1.8-V rated transistor for each switch as shown in Fig. 5.1, which is possible with acceptable 
switching losses due to the low input switching frequency. For the output stage, the voltage 
profile of ௦ܸ௪௢, which follows the output levels as shown in Fig. 5.2, is critical for determining 
the type of devices that can be used as output and freewheeling power switches. Since ௢ܸሺଵሻ is 
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Figure 5.1. Block diagram of a dual-frequency single-inductor 5-output buck converter implemented in 45-nm digital CMOS. 
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higher than 1.2 V, the freewheeling switch (ܯ௙௪) is implemented using a 1.2-V rated drain-
extended NMOS that is rated for up to 1.8 V at its drain-to-source junction. For the last 4 outputs 
(less than 1.2 V), the switches ܯ௢ሺଶሻ to ܯ௢ሺହሻ are implemented using 1.2-V rated PMOS devices 
as they offer the smallest switching losses. However, their gate driver signals ܵ௢ሺଶሻ to ܵ௢ሺହሻ must 
be designed to ensure proper on/off operation while preserving the 1.2-V rating. For that reason, 
the voltage levels of the signal ܵ௢ሺଶሻ is designed as shown in Fig. 5.2 (similar levels are used for 
ܵ௢ሺଷሻ to ܵ௢ሺହሻ). If the 1st output is connected ( ௦ܸ௪௢ ൐ 1.2	V), the signals ܵ௢ሺଶሻ to ܵ௢ሺହሻ are set to 
௢ܸሺଵሻ to completely turn off ܯ௢ሺଶሻ to ܯ௢ሺହሻ. If one of the last 4 outputs is connected ( ௦ܸ௪௢ ൑
1.2	V), ܵ௢ሺଶሻ to ܵ௢ሺହሻ are set to either 1.2 V or zero depending on which of the last 4 outputs is 
connected. If the freewheeling switch is active ( ௦ܸ௪௢ ൎ 0	V), ܵ௢ሺଶሻ to ܵ௢ሺହሻ are set to 1.2 V. With 
this strategy, the differential voltage between any of the terminals of  ܯ௢ሺଶሻ to ܯ௢ሺହሻ is 1.2 V or 
less at any time. For the 1st output (higher than 1.2 V), the switch is implemented using a cascode 
of a 1.8-V rated and a 1.2-V rated PMOS devices (ܯ௢ሺଵ௔ሻ and ܯ௢ሺଵ௕ሻ respectively). The gate of 
ܯ௢ሺଵ௔ሻ is always connected to zero, while the gate driver signal ܵ௢ሺଵሻ of ܯ௢ሺଵ௕ሻ toggles between 
௢ܸሺଵሻ and ൫ ௢ܸሺଵሻ െ 1.2	V൯, which produces the voltage profile at the node ௫ܸ shown in Fig. 5.2. 
Since node ௫ܸ is clamped to the threshold voltage of ܯ௢ሺଵ௔ሻ (~0.5 V) during the freewheeling 
period, this configuration ensures the voltage rating of ܯ௢ሺଵ௕ሻ is not violated at any time. 
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Figure 5.2. Timing diagram and voltage levels of critical nodes in the output stage. 
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To ensure that the body-diodes of all the output transistors never turn on, their bulks are 
connected to a temporary 1.2-V supply during startup, and then switched to ௢ܸሺଶሻ during normal 
operation. Although the body-diodes of the output transistors will be slightly forward-biased 
because ௦ܸ௪௢  can be as high as 1.6 V, no significant leakage is observed since the forward 
voltage of the body-diodes is over 0.7 V. In fact, this slight forward-biasing of the body-diodes 
of the output transistors reduces their on resistance, which helps improving efficiency. Moreover, 
௢ܸሺଵሻ is first set to 1.2 V during startup until all the other outputs have reached their final levels 
(0.6–1.2 V), then it is regulated to its desired 1.2–1.6 V range. This ensures the drain-to-source 
voltages of all the output transistors never exceed their rated 1.2-V level. In order to generate the 
gate driver signals, ܵ௢ሺଵሻ is first generated using the capacitively-coupled level shifter in [30] but 
with an additional stage to generate the complementary signal ܵ௢ሺଵሻതതതതതത swinging between ௢ܸሺଵሻ and 
0 V as shown in Fig. 5.3. Ideally, ܵ௢ሺଵሻ swings between ௢ܸሺଵሻ and ൫ ௢ܸሺଵሻ െ 1.2	V൯, but due to the 
output load capacitor, the actual output swing is smaller depending on the ratio of the coupling 
capacitor (ܥଵ) and the load capacitor. ܵ௢ሺଵሻ and ܵ௢ሺଵሻതതതതതത are then used by four identical copies of the 
circuit in Fig. 5.4 to generate the signals  ܵ௢ሺଶሻ to ܵ௢ሺହሻ. 1.8-V rated devices are stacked in both 
drivers to support more than 1.2-V signaling. A single switching 1.8-V rated device could 
replace the cascoded configuration, but it results in higher switching and conduction losses based 
on the simulation in this process.  
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Figure 5.3. The gate driver circuit design and its timing diagrams for the 1st output (higher than
1.2 V). 
Figure 5.4. The gate driver circuit design and its timing diagrams for the 2nd, 3rd, 4th, and 5th
outputs (1.2 V or less). 
in
To = 1/fo
in
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5.2 Inductor Current Sensing and Ramp Generation 
 
As the input stage switches at low frequency, the standard high-side and low-side current 
sensors in Fig. 5.5 [31]–[37] are used to sense the inductor current. The error amplifiers force ଵܸ 
to track ଶܸ, and ଷܸ to track ସܸ. Thus, the high-side current flowing through ܯ௉ is mirrored to ܯ௉௦ 
with the ratio set by the size between them (2000:1) when the high-side gate driver signal (ܵ௉) is 
set to zero; similarly the low-side current flowing through ܯே is mirrored to ܯே௦ with the same 
ratio when the low-side gate driver signal (ܵே) is set to the input voltage. The sensed high-side 
current (ܫுௌ) is then passing through the resistor (ܴ௦௘௡௦௘) to generate the corresponding voltage 
signal ( ௦ܸ௘௡௦௘ ) shown in Fig. 5.1. ܫுௌ  can also be easily combined with the sensed low-side 
current (ܫ௅ௌ) in the form of current to generate the full sensed inductor current. 
Figure 5.5. The high-side and low-side inductor current sensors. 
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Fig. 5.6 shows the schematic of the ramp signal generator. The frequency and magnitude 
of the ramp signal ( ௥ܸ௔௠௣) is controlled by charging the capacitor (ܥଵ) with a constant current 
source (ܫଵ) and discharging it every input switching period. Although ௥ܸ௔௠௣ is subtracted from 
the error signal ( ௘ܸ௔) generated by the first-order compensator in the form of voltage as shown in 
Fig. 5.1, it is easier to build a current adder in the real implementation. Therefore, a simple 
voltage-to-current converter (ܯଵ, ܯଶ and ܴଵ) is used [32] to generate the corresponding current 
signal (ܫ௥௔௠௣), and then passing it through ܴ௦௘௡௦௘ together with ܫுௌ to form the combined voltage 
signal ( ௦ܸ௘௡௦௘ ൅ ௥ܸ௔௠௣) instead. The source follower ܯଵ acts as a dc level shifter in order to turn 
on the NMOS transistor ܯଶ. A bias current (ܫଶ) is added to remove the offset current caused by 
the level shifter. 
Figure 5.6. The artificial ramp generator used to eliminate sub-harmonic oscillations. 
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5.3 Freewheeling Current Sensing, Error Signal Generation, and Loop Compensation 
 
As for the average freewheeling current sensing, please note that Fig. 4.1 and Fig. 5.1 are 
essentially conceptual. In the actual circuit implementation, the average freewheeling current is 
not directly sensed or explicitly represented as a physical signal. The average freewheeling 
current ܫ௙௪_௔௩௚ and the first order loop compensation filter are both inherently realized by the 
charge pump circuit shown in Fig. 5.7 [25]. In this circuit, the sensed inductor current (ܫ௜௡ௗ_௦௘௡௦௘) 
is gated by the freewheeling switch driver signal ௙ܵ௪ to generate the switching current (ܫ௙௪_௦௪). 
The DC component of the difference between ܫ௙௪_௥௘௙  and ܫ௙௪_௦௪  (i.e. ܫ௙௪_௥௘௙ െ ܫ௙௪_௔௩௚ ) is 
extracted by the integrating capacitor (ܥ௘௔), which generates the error signal ௘ܸ௔ and introduces 
the first-order low-pass compensation function needed to limit the bandwidth of the input control 
loop. The size of the capacitor is chosen such that the GBW product of the loop is about ሺ1 10⁄ ሻ 
the input switching frequency. 
Figure 5.7. The charge pump used to realize the average freewheeling current sensor and the
first-order loop compensator. 
fw
ea
fw_refind_sense
1.2 V
ea
fw_sw
51 
 
5.4 Comparators and D Flip-Flops 
 
Comparators are needed in both the input and output stages. Since they operate at two 
different switching frequencies, two structures are designed to meet their requirements for 
different purposes. In the input stage which runs at 2 MHz, the comparator is used to determine 
the duty-cycle of the PWM control signal for the power generation switches, and thus a low-
speed high-gain comparator with positive feedback [32], [38] is implemented as shown in Fig. 
5.8. The gain of the positive feedback stage (ܯଵ–ܯ଺) can be expressed as: 
ܣௗ ൌ ඨߤ௣
ሺܹ ܮ⁄ ሻଵ
ߤ௡ሺܹ ܮ⁄ ሻଷ
1
1 െ ߙ																																																						ሺ5.1ሻ 
where ߙ ൌ ሺܹ ܮ⁄ ሻହ ሺܹ ܮ⁄ ሻଷ⁄  is the positive feedback factor which is usually chosen between 
Figure 5.8. The comparator with positive feedback used for the input stage. 
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0.75 to 0.9. The response time is limited by the parasitic capacitance of the load so two inverters 
are added to serve as the post driver stage to separate ܯ଻ and the load for a faster response. 
Since the output stage operates at a much higher switching frequency, high-speed 
comparators are needed to minimize the delay. This is more critical for multiple-output 
topologies, because each output is allocated an even smaller amount of the output switching 
period. For example, if the output switching frequency is 100 MHz and there are five outputs 
with the same load current, each output occupies less than 2 ns due to some period has to be 
assigned to the freewheeling switch. The comparators and digital logics have to determine which 
output or freewheeling switches to turn on and off promptly within 2 ns. Thus, the overall delay 
from the comparators, control logics and drivers will limit the maximum switching frequency for 
the output stage. This phenomenon will be further discussed in section 5.5. The schematic of the 
high-speed comparators implemented for this work is shown in Fig. 5.9. This comparator is 
designed with two low-gain high-bandwidth preamplifiers that drive the latch stage, followed by 
the post-amplifier. The gain for each preamplifier is about 2 to 3 times. The simulated delay for a 
50-mVPP, 125-MHz sawtooth input signal is around 200 ps. 
As for the D flip-flops in the control logics of the output stage, customized design is used 
in order to minimize the propagation delay when clock, set or reset signal is triggered for the 
same reason explained above. The schematic is shown in Fig. 5.10 and the simulated delay is 
between 20 to 40 ps for different conditions. 
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Figure 5.9. The high-speed comparator  used for the output stage. 
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Figure 5.10. The D flip-flop used in the control logics for the output stage. 
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5.5 Output-Skipping and Output-Reordering Logics 
 
Since all the outputs are served sequentially within each output switching period, the ݅௧௛ 
output voltage ( ௢ܸሺ௜ሻ) must cross its reference level ( ௥ܸ௘௙ሺ௜ሻ) before it is disconnected and the 
inductor current is allowed to be routed to the ሺ݅ ൅ 1ሻ௧௛ output. However, due to comparator, 
control logics and driver delay ( ௗܶ), the ݅௧௛ output will not be immediately disconnected and will 
continue to charge beyond its reference level for a brief period of time as shown in Fig. 5.11(a). 
If the load current at this particular output is relatively small, there is a potential that by the new 
switching cycle its voltage will not have yet dropped below ௥ܸ௘௙ሺ௜ሻ as shown in Fig. 5.11(b). In 
this scenario, this output will continue to be disconnected until it drops below ௥ܸ௘௙ሺ௜ሻ, which will 
prevent the subsequent outputs (including the freewheeling switch) from being served, and the 
inductor will have to turn on the body diodes of the output power switches to dissipate its energy. 
Although such scenario is possible in any conventional comparator-based SIMO topology (at 
very light loads), it happens in the DF-SIMO topology at moderate load levels due to the fast 
output switching frequency. This can be somewhat mitigated by minimizing the comparator and 
driver delay at the expense of higher power consumption. However, the DF-SIMO topology 
adopts an alternative output-skipping approach to this problem as shown in Fig. 5.11(b). In this 
scheme, if the ݅௧௛ output turn comes within any switching period while its comparator is still 
indicating that its level is higher than its reference, then the comparator associated with the 
ሺ݅ െ 1ሻ௧௛ output is used to initiate routing the inductor current to the  ሺ݅ ൅ 1ሻ௧௛ output, and the 
݅௧௛ output is completely skipped. This skipping continues for as many output switching cycles as 
needed until the ݅௧௛ output drops below its reference (which is a function of the load current and 
the holding capacitor of this particular output). As a result, the effective switching frequency of 
56 
 
the ݅௧௛  output is reduced based on its load current, i.e. PFM control. This output-skipping 
approach avoids having to design excessively fast and power-hungry comparator and gate driver 
circuits, and scales down the switching losses at any output with the load current, which helps 
improving efficiency.   
Figure 5.11. Output-skipping logic is enabled during lighter loads. 
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Moreover, if the load at one of the outputs suddenly rises, its local duty-cycle must 
increase to accommodate the additional load, and if the load step is very large, its duty-cycle may 
extend to the entire output switching period. This deprives the outputs that come later in the 
sequence from the inductor charge, which leads to poor cross regulation. To mitigate that, an 
additional output-reordering function is implemented to modify the output sequence such that the 
output with a positive load step is always moved to the end of the sequence.  As a result, the 
duty-cycle of this particular output can only intrude into the duty-cycle of the freewheeling 
switch without affecting any of the other outputs as shown in Fig. 5.12, where only 3 outputs are 
used for simplicity. 
Figure 5.12. Output-reordering logic is enabled for light-to-heavy load steps on the 2nd output. 
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5.6 Simulation Results 
 
5.6.1 Transient Response during Startup 
 
( ௜݂௡: 2 MHz; ௢݂: 120 MHz; ܫ௙௪_௥௘௙: 15 mA; ௢ܸሺଵሻ: 1.6 V, 15 mA; ௢ܸሺଶሻ: 1.2 V, 15 mA; ௢ܸሺଷሻ: 1.2 
V, 15 mA; ௢ܸሺସሻ: 0.6 V, 15 mA; ௢ܸሺହሻ: 0.9 V, 50 mA)  
 
 
Figure 5.13. The simulated output waveforms during startup. 
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Figure 5.14. The simulated error and sensed signals which determine the input duty-cycle. 
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5.6.2 Switching Nodes in Steady-State 
 
( ௜݂௡: 2 MHz; ௢݂: 120 MHz; ܫ௙௪_௥௘௙: 15 mA; ௢ܸሺଵሻ: 1.6 V, 15 mA; ௢ܸሺଶሻ: 1.2 V, 15 mA; ௢ܸሺଷሻ: 1.2 
V, 15 mA; ௢ܸሺସሻ: 0.6 V, 15 mA; ௢ܸሺହሻ: 0.9 V, 50 mA)  
Figure 5.15. The simulated input switching node, inductor current, and output switching node. 
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5.6.3 Load Regulation 
 
( ௜݂௡: 2 MHz; ௢݂: 120 MHz; ܫ௙௪_௥௘௙: 35 mA; ௢ܸሺଵሻ: 1.6 V, 15 mA; ௢ܸሺଶሻ: 1.1 V, 15 mA; ௢ܸሺଷሻ: 1 V, 
15 mA; ௢ܸሺସሻ: 0.8 V, 15 mA; ௢ܸሺହሻ: 1.2 V, 50  35  50 mA)  
Figure 5.16. Transient response of the 5th output with a ±15-mA load step showing fast dynamic
performance and excellent cross regulation between all the outputs.
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5.6.4 Dynamic Voltage Scaling 
 
( ௜݂௡: 2 MHz; ௢݂: 120 MHz; ܫ௙௪_௥௘௙: 45 mA; ௢ܸሺଵሻ: 1.6 V, 15 mA; ௢ܸሺଶሻ: 1.1 V, 15 mA; ௢ܸሺଷሻ: 1 V, 
15 mA; ௢ܸሺସሻ: 0.8 V, 15 mA; ௢ܸሺହሻ: 1.2 V, 50 mA  0.6 V, 25 mA  1.2 V, 50 mA)  
Figure 5.17. Transient response of the 5th output with a ±600-mV voltage change request 
showing fast dynamic performance and excellent cross regulation between all the outputs. 
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CHAPTER 6 
 
MEASUREMENT RESULTS 
 
The converter is implemented in 45-nm digital CMOS technology. Single poly and 7 
metal layers are used in this design. Figs. 6.1 and 6.2 show the full layout and die photo outlining 
the critical parts.  The total silicon area is 3.036 mm2 (1.65 mm × 1.84 mm) excluding the pad-
frame, where 2.64 mm2 (87% of the total area) is occupied by the 1.8-V rated output capacitors, 
while the input/output power switches, routing, and control circuits are occupying only 0.4 mm2. 
The choice of the output capacitors was driven by the desire to minimize leakage and enabling 
higher than 1.2-V outputs at the expense of silicon area (1.2-V rated capacitors would occupy 
about half the area of the 1.8-V rated capacitors).  
The dynamic and cross-regulation performance of the converter is measured by applying 
a periodic half-to-full load step to one of the 15-mA outputs (3rd output) as shown in Fig. 6.3, 
while all the other outputs are at their half loads. As shown, the settling time of the 3rd output is 
only 30 ns with no overshoot or undershoot observed in response to the applied load step, and all 
the other outputs show no cross-coupling transients. The absence of observable overshoot or 
undershoot and cross-coupling transients is owed to the combination of comparator-based 
control, freewheeling current reserve, and fast output switching frequency. The steady-state DC 
offset error (50 mV) on the 3rd output with the load level change is primarily due to the 
comparator-based output control. These controllers are ripple-based controllers, i.e. they regulate 
either the peak or valley of the output voltage rather than its average. Therefore, as the load level 
changes, the average output voltage will change with it. Besides, the reason for different peak 
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values in comparator-based control SIMO converters is due to the change of the comparator 
delay. This change is determined by the magnitude of the current step relative to the full load 
value of the output, and not by the absolute value of the current step itself. Therefore, the delay 
of the comparator will be longer at lighter loads (because the ripple is smaller, leading to smaller 
comparator overdrive, and thus longer comparator delay). As a result, the peak of the output 
voltage will increase, which effectively results in a higher average output voltage level than at 
heavier loads, and this is the second reason for the DC voltage offset on the output voltage. 
These are typical limitations to output comparator-based controller in general. The same 
behavior can also be seen in Figs. 15(a) and 4.3.5 of references [14] and [18] respectively. Since 
this design is for “low-power” applications, the load step by definition is small (7.5 mA) 
compared to other high-power SIMO implementations, which makes the absolute DC load 
regulation (∆ܸ ∆ܫ⁄ ) look worse due to the smaller ∆ܫ. However, if the full-load current is much 
larger, the absolute value of the DC load regulation is actually very similar to other published 
work [14], [18] because ∆ܸ stays the same while ∆ܫ would be larger. ∆ܸ stays the same because 
the size of the output capacitors in SIMOs must be scaled based on the full-load value of the 
outputs in order to obtain the same voltage ripple, and thus there is no change of the comparator 
delay. Moreover, the IR drop between the measurement point on the PCB where the load step is 
being applied and the internal feedback node that the controller is regulating contributes to that 
offset as well. A zoom-in steady-state voltage ripple waveform for one of the outputs is also 
included in Fig. 6.3. All the other outputs have similar ripple magnitude (lower than 80 mV). The 
DVS performance of the converter is measured by applying a ±0.6-V step request to the 50-mA 
output used for the digital core (5th output) while all the other outputs are at their maximum 
loads. As shown in Fig. 6.4(a), the output responds within 80 ns for the positive step and within 
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160 ns for the negative step with no observable cross-coupling transients on all the other outputs. 
It is worth noting that the response to the negative step is determined by the load current to 
discharge the output holding capacitor rather than the converter. To demonstrate the impact of 
the freewheeling current on the dynamic performance of the converter, the same DVS 
measurements are repeated with various freewheeling current settings in Fig. 6.4(b). As 
expected, lower freewheeling current results in slower response. 
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Figure 6.1. Layout of the proposed DF-SIMO buck converter in 45-nm CMOS technology. 
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Figure 6.2. The die photo of the proposed DF-SIMO buck converter showing the key blocks. 
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Figure 6.3. Measured dynamic performance of the proposed DF-SIMO buck converter with a
half-to-full load step (±7.5 mA) at the 3rd output while all the other outputs are at their half loads.
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Figure 6.4. Measured DVS performance at the 5th output with all the other outputs at their full
loads: (a) with 45-mA freewheeling current, and (b) performance comparison with different
freewheeling current settings. 
(a)
(b)
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The overall measured and simulated efficiency of the converter versus output voltage and 
load current under various conditions are shown in Figs. 6.5, 6.6 and 6.7. These measurements 
do not include the power consumption of the 2-MHz and 120-MHz input and output clocks as 
they are provided externally as shown in Fig. 6.10. However, a 120-MHz clock is relatively slow 
in a technology such as 45 nm, and its power consumption (<100 ߤW) is very small to make any 
noticeable difference in the efficiency. Additionally, high-frequency clocks are readily available 
in many target SoCs, which can be used for the power converter without any additional power 
overhead. The measured peak efficiency, which occurs at full load, is 73%, while the expected 
peak efficiency from simulations is 83.5%. The difference between the simulated and measured 
efficiency at full load is dominated by the excessive parasitic resistances of the on-chip input and 
output power routing (~0.82	Ω and ~0.25	Ω respectively), which caused substantial additional 
conduction losses as outlined in the loss breakdown in Table 6.1. This can be significantly 
reduced in order to approach the simulated values with better power bus layout and placement of 
the input/output power switches, which have not been done as well as they should due to tight 
fabrication deadline and last minute layout changes to meet the metal density rules. However, if 
this 10% difference in simulated and measured efficiency is simply caused by excessive 
conduction losses across the power routing, then we should see that this difference in efficiency 
shrinks at lighter load currents because conduction losses drop as the load current drops (ܫଶ ൈ ܴ), 
which is exactly what we can observe comparing the two simulated curves (schematics only vs. 
schematics with routing resistances) in Fig 6.7. But why the measurement results do not agree 
with this hypothesis? The reason is that the routing resistances only explain 8% of the 10% 
difference in efficiency at full load, while the remaining 2% is because of the additional 
switching and transitional losses across the power switches due to the degraded rise/fall times of 
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the control signals post layout. Now, as the load current drops, these additional switching losses 
are not scaling with the load and start to have a more significant contribution to the difference in 
efficiency as the conduction loss portion scales down. So essentially it offsets the benefit of the 
drop in conduction losses across the routing resistors. And this is why the difference between 
simulation (schematics only) and measurement continues remaining more or less the same at 
lighter load conditions. 
Figure 6.5. Measured and simulated overall efficiency of the converter versus the output voltage
of the 5th output while all other outputs are at their maximum power, and versus the output
voltage of the 3rd output while all other outputs are at their maximum power. 
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Figure 6.6. Measured and simulated overall efficiency of the converter versus load current when
the load current of either the 5th or the 3rd output at 0.6 V is varied while all other outputs are at
their maximum power. 
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Figure 6.7. Measured and simulated overall efficiency of the converter versus load current when
the load current of either the 5th or the 3rd output at 1.2 V is varied while all other outputs are at
their maximum power. 
Ideal LDO Limit 
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Table 6.1. Losses breakdown at maximum rated power. 
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The measured input stage switching node, inductor current, and output stage switching 
node in steady-state operation are shown in Fig. 6.8 for 2-MHz and 50-MHz input and output 
switching frequencies respectively. The reason I had to reduce the output switching frequency is 
because the probes I have available for doing the measurement have only 200-MHz bandwidth as 
shown in Fig. 6.9. Although this is enough bandwidth to accurately capture all the nodes in the 
converter (including the outputs), it is not enough for getting a clear waveform of the output 
switching node because that node has sharp transitions between the various output levels (much 
higher frequency components than the fundamental 120-MHz switching). With only 200-MHz 
probe bandwidth, the output switching node looks like a distorted sine-wave because all the 
higher frequency components of the signal that correspond to the sharp transitions are filtered 
out. To circumvent this limitation and to get an output switching node waveform that is 
illustrative of the theory and is clear enough to show the transitions, I had to drop the output 
switching frequency to 50 MHz for the purpose of this particular measurement ONLY. All other 
measurements in this chapter are done with 120-MHz output switching frequency. Nonetheless, 
the waveform clearly shows the expected behavior at the output switching node. Unfortunately, 
this is the best I can do at this time to address this measurement because purchasing a higher 
bandwidth probe to enable capturing this node with its sharp transitions while keeping 120-MHz 
frequency is not possible for me at this time. Table 6.2 summarizes the key performance metrics 
of the converter, along with a comparison with previous literature.  
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Figure 6.8. The measured input switching node, inductor current, and output switching node
with 2-MHz input switching frequency and 50-MHz output switching frequency. 
Figure 6.9. Agilent N2792A 200-MHz differential probe used for measurement. 
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Table 6.2. Performance summary & comparison. 
78 
 
This work is packaged with 100-pin TQFP for testing, but better packages (e.g. QFN) 
could be chosen to reduce the parasitics and further improve the performance. Fig. 6.10 shows 
the measurement setup and the test board. The model numbers of all the test equipment I used 
are also indicated. In the current design, ܫ௙௪_௥௘௙  is simply provided to the chip by the test 
equipment (a reference current generator) so I can manually change it to test the design with 
various freewheeling current levels. In an actual product, this reference current will likely be 
generated by a bandgap and a reference resistor. Moreover, as I discuss in section 3.2.2, it is 
possible to have ܫ௙௪_௥௘௙ adapted to anticipated load changes to improve transient response, but 
this is not something that I implemented in this particular testchip. As for the input and output 
switching frequencies, it is important to note that there is no special timing requirement on the 
relationship between them when ௢݂  is much larger than ௜݂௡ . In this implementation, both 
switching frequencies are actually provided from two off-chip clock sources (test equipment). In 
an actual product, the output switching frequency may be generated from a simple oscillator, or a 
PLL if readily available in the SoC, and then it can be divided down as necessary to obtain the 
input switching frequency. Although this will synchronize the two frequencies and ensure an 
integer multiple between them, this is not a requirement of the DF-SIMO, but it is one simple 
method to implement the clocks. Besides, the reason I can have the rough losses breakdown in 
Table 6.1 is because a testmode is built in the design, where the control circuits and the output 
switch drivers can be powered either internally or externally from the optional off-chip power 
supplies. By measuring the power consumption from these optional off-chip power supplies, I 
can roughly separate the switching losses of the output stage from the conduction losses, and I 
can also separate the power consumption of the control circuits.  
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 Figure 6.10. Measurement setup used to characterize the proposed DF-SIMO buck converter. 
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CHAPTER 7 
 
CONCLUSION AND FUTURE EXTENSION 
 
This thesis introduces a first-ever DF-SIMO topology, where the output switching 
frequency is higher than the input switching frequency. Along with output comparator-based 
control and freewheeling current PWM control, the topology yields improved dynamic and cross 
regulation behavior and reduced output capacitors compared to conventional single-frequency 
SIMO topologies. For output switching frequencies beyond 100 MHz, the output capacitors can 
be integrated on-chip. Although a low-power DF-SIMO buck converter is demonstrated, the 
dual-frequency idea can be used to implement low/high-power single/multiple-output buck/boost 
converters with different control schemes for any applications. The following subsections will 
suggest some possible designs for future extension. 
 
7.1 Battery-Connected DF-SIMO Power Converters 
 
A common power scheme for mobile applications is to first generate intermediate shared 
power supplies from battery, and then use subsequent switching converters or low-dropout 
regulators (LDOs) to provide the large number of low-voltage power supplies required by the 
SoCs. As the system depicted in Fig. 1.1 in chapter 1, this 1.8-V supply is actually came from 
another inductor-based power converter. Since this scheme is fundamentally a two-step 
regulation approach with an intermediate voltage rail, the overall efficiency is the product of the 
individual efficiency of each regulation step. Therefore, extra losses due to cascading power 
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supplies are inevitable. However, although the DF-SIMO implementation in chapter 5 is 
powered by the 1.8-V supply to demonstrate the proposed topology, it can be easily modified to 
connect to battery directly with minimum design efforts and efficiency impacts because of its 
low switching frequency characteristic on the input stage as explained in section 3.2.3. Thus a 
higher overall efficiency is reasonably expected for this one-step regulation approach. 
 
7.2 High-Power DF-SIMO Converters with Bondwire-Based Output Filters 
 
As discussed in section 3.2.1, there is a tradeoff between the output capacitors and 
voltage ripple for a given output switching frequency. In order to provide higher full-load current 
and maintain similar voltage ripple, the size of the output holding capacitor should be scaled up. 
However, to implement a high-power DF-SIMO buck converter may require significant die area 
simply for the output capacitors which offsets the purpose of integrating them to reduce the 
overall cost. For example, if a maximum load of 200 mA is required for one output with a 100-
MHz output switching frequency, based on Eq. (3.2), an output capacitance larger than 30 nF is 
needed to maintain around 50-mV output voltage ripple. A 30-nF 1.8-V rated MOS capacitor 
occupies more than 7 mm2 die area, which is not cost-effective and practical for nanometer 
technology nodes. Hence, to improve the power density, two possible options are suggested here 
for future extension. First, these output capacitors can be made with higher density, lower 
leakage and lower cost on a conventional technology, and then stacked and connected to the 
lower chip made on an advanced technology like 45-nm CMOS. This stacked-chip 
implementation for output filter is already demonstrated in [39] for a conventional single-output 
buck converter. Another method is to utilize the standard package bondwire intrinsic inductance 
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to form the additional energy storage components for output filtering. Similar idea is presented in 
[40] as the main power inductor for single-output cases. However, since the inductor current 
delivered to each output is discontinuous for multiple-output cases, an enhanced fully-integrated 
bondwire-based output filter structure is proposed here as shown in Fig. 7.1. This low-pass filter 
is designed to further attenuate the voltage ripple at the output switching frequency. With this 
configuration, high power density and low overall cost can be achieved at the same time for DF-
SIMO converters. 
Figure 7.1. Multiple-output buck converters with bondwire-based output filters. 
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